

MVDK Machine Vision Development Kit

CoaXPress®, USB Vision® and GigE Vision® – compliant test platform

All interfaces with one baseboard, ALTERA - Intel PSG FPGA on Enclustra module Kit completely delivered and supported by S2I

With MVDK we have, for the first time, all major industrial vision interfaced on one platform to test: FPGA interface to CCD/CMOS

vision sensors

 GigE Vision compliant camera design, FPGA or HPS based

 USB3 Vision compliant camera design

- CXP compliant camera design
- GigE Vision compliant HOST design, FPGA or HPS based
- CXP compliant HOST design

 all IP reference designs out of the box and verified by AIA and JIIA standard organisations

 PC software support for GEV and U3V with GenAPI compliant Windows and LINUX application

 Genicam compliant XML for all interfaces

CXP - FPGA Core

CoaXPress, CXP, is a rugged interface with a bandwidth of up to 25GBit (4 links) and cable length up to 200m. The standard is GenlCam based and defined and tested by JIIA.

A S2I FMC module is needed on this baseboard for a 4link CXP6 DEVICE (camera) or HOST (frame grabber) design, which allows net video data rate of 20GBit. The DEVICE and HOST reference designs are fully CXP compliant and certified by JIIA.

U3V - FPGA Core

USB3 Vision, U3V, is based on the



MVDK Evaluation Board

5GBit technology of standard USB3 components and allows maybe the most cost efficient high speed camera design today. Nevertheless U3V itself and of course the U3V MVDK implementation is fully compliant to Genicam and U3V, and certified by AIA to allow an easy start with Plug-and-Play camera interfaces at cable lengths of 5m at net video speed of 4GBit.

GEV - FPGA Core

GigE Vision, GEV, is based on field proven Ethernet cables and jacks. It is using UDP with reliability extensions, can run at speeds from 100MBit to 10GBit and supports cables length of up to 100m. The IP core for a GEV DEVICE and HOST is fully compliant to AIA GEV specification and testing. It is implemented on the MVDK with a speed of 1GBit and can run at net video data rate of 950MBit. 10GBit can be reached with a S2I NBase-T FMC module.

All IP on MVDK comes with the kit in a 30min time bombed variant with downloadable FPGA design. All designs include a step-by-step tutorial and are ready to go within a few minutes.

The IP around the kit can be extended to production versions on other FPGA families.

sensor to image	-


FPGA RESOURCES

MODULE	CXP-HOST	CXP-DEVICE	USB3 VISION	GIGE VISION
	0AT -1103 I			
FPGA based streaming protocol implementation				
- Slice registers	3542	3549	3134	3229
 Slice lookup tables 	4058	4151	3161	3651
– Block RAMs	11	6	7	4
– Maximum clock frequency	155 MHz	221 MHz	177 MHz	201 MHz
Framebuffer				
- Slice registers	-	-	2198	2198
– Slice lookup tables	-	-	1877	1877
– Block RAMs	-	-	2	2
– Maximum clock frequency	-	-	233 MHz	233 MHz
MicroBlaze based control protocol implementation				
- Slice registers	2797	4750	-	4240
– Slice lookup tables	2959	4264	-	3864
- BlockRAMs	14	16	-	8
– Minimum clock frequency	62.5 MHz	62.5 MHz	-	62.5 MHz
MAC				
- eMACs	-	-	-	-
- Slice registers	-	-	-	584
– Slice lookup tables	-	-	-	652
– BlockRAMs	-	-	-	-
– Maximum clock frequency	-	-	-	125 MHz
in the second second second second based as				

values are post synthesize only and based on platform specific reference designs, other architectures might have different resource usage

OPERATING SYSTEMS			
MODULE	WIN 7/10	UBUNTU 12.04	CENTOS 6
Sphinx Library (.dll/.a)	•	•	•
Sphinx Filter Driver / U3V Driver	•	•	•
Sphinx GEV / U3V Viewer	•	•	•

SOURCE CODE		
MODULE	STANDARD EDITION	COMMUNITY EDITION
Sphinx Library (.dll/.a)		•*
Sphinx Filter Driver / U3V Driver		•*
Sphinx GEV / U3V Viewer	•	•



Quartus Project Hierarchy

Sensor to Image GmbH Lechtorstraße 20 86956 Schongau · Germany Phone: +49 8861 2369 0 Fax: +49 8861 2369 69 email@sensor-to-image.de

	Image	
Device Control Durage Format Control Width Max Width Width Height Gract Gract	for Machine	sensor to image
Offset Y Line Pich Acquisition Control Acquisition Node Acquisition Stat Acquisition Stat Acquisition Stat Exposure Mode Exposure Time Exposure Time Acquisition Stat Acqu	with GigE Vision • Hardware base	d bidirectional Streaming I Control and Messaging
Gain Selector		
LUTControl Transport Laver Control		Available Reference Designs
Payload Size Gev Version Major	Sender	Spartan3E Com Module/Cyclone3 Starter Board Camera AddOn with VGA CMOS imager
Value	-	→ GigE Vision compriant canted •ISE/Quartus project demonstrating EDCA and Errmware design flow
Value	-	→ GigE Vision compliant cannot a
Value	 ✓ 22 msec 46.9 fps 	→ GigE Vision compriant canted •ISE/Quartus project demonstrating EDCA and Errmware design flow
Value		GigE Vision compared anter a second sec
Value	22 msec 46.9 fps Log Messages [INFO] - Start acquisition time: [INFO] - Message Channel De [INFO] - Free index buffer for in [INFO] - Free index buffer for in	Gigb Vision computer cancer iSE/Quartus project demonstrating FPGA and Firmware design flow FPGA and Firmware design flow Gidb FR Use Filer Driver Use Paket Rei Stats 22 wool 3 steam channel end of transfer mages.
Value Float Value Execute	22 msec 46.9 fps Log Messages [INFO] - Start acquisition time: [INFO] - Free index buffer for [INFO] - Free index buffer for	GigE Vision complaint cannot iSE/Quartus project demonstrating FPGA and Firmware design flow FPGA and Firmware design flow Gigab FR Use File Driver Use Paket Re Stata 2

Sphinx GEV Viewer

* Ownership of GEV/U3V specification required